Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/add_etherbone: Expose IP Broadcast capability.

Browse source
This commit is contained in:
Florent Kermarrec 2022-06-27 15:46:57 +02:00
parent e4c81e8fdf
commit c4e3962def
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/integration/soc.py
View file

@ -1638,6 +1638,7 @@ class LiteXSoC(SoC):
ip_address = "192.168.1.50", ip_address = "192.168.1.50",
udp_port = 1234, udp_port = 1234,
buffer_depth = 16, buffer_depth = 16,
with_ip_broadcast = True,
with_timing_constraints = True): with_timing_constraints = True):
# Imports # Imports
from liteeth.core import LiteEthUDPIPCore from liteeth.core import LiteEthUDPIPCore
@ -1654,6 +1655,7 @@ class LiteXSoC(SoC):
ip_address = ip_address, ip_address = ip_address,
clk_freq = self.clk_freq, clk_freq = self.clk_freq,
dw = data_width, dw = data_width,
with_ip_broadcast = with_ip_broadcast,
with_sys_datapath = with_sys_datapath, with_sys_datapath = with_sys_datapath,
) )
if not with_sys_datapath: if not with_sys_datapath: