Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/cores/hyperbus: Expose burst_timer to ease debug.

Browse source
This commit is contained in:
Florent Kermarrec 2023-01-10 11:09:45 +01:00
parent 1f2a44516e
commit c834387965
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/hyperbus.py
View file

@ -65,7 +65,7 @@ class HyperRAM(Module):
# Burst Timer ------------------------------------------------------------------------------
sys_clk_freq = 10e6 if sys_clk_freq is None else sys_clk_freq
burst_timer = WaitTimer(int(sys_clk_freq*self.tCSM))
self.submodules += burst_timer
self.submodules.burst_timer = burst_timer
# Clock Generation (sys_clk/4) -------------------------------------------------------------
self.sync += clk_phase.eq(clk_phase + 1)