Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove linker regions from naxriscv mem list 

Assume linker=True SoCRegions are virtual only.
This commit is contained in:
Christian Klarhorst 2022-09-02 12:13:21 +02:00
parent b63e445ade
commit c8bd747e0f
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/cores/cpu/naxriscv/core.py
View File

@ -478,6 +478,8 @@ class NaxRiscv(CPU):
# rwx : load, store, execute (everything is peripheral per default) # rwx : load, store, execute (everything is peripheral per default)
NaxRiscv.memory_regions = [] NaxRiscv.memory_regions = []
for name, region in self.soc.bus.regions.items(): for name, region in self.soc.bus.regions.items():
if region.linker: # remove virtual regions
continue
if len(self.memory_buses) and name == 'main_ram': if len(self.memory_buses) and name == 'main_ram':
mode = region.mode mode = region.mode
else: else: