Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/builder: Switch to SoC.init_rom directly and remove initialize_rom that is no longer used.

This commit is contained in:
Florent Kermarrec 2024-04-02 10:16:43 +02:00
parent 175aab73a8
commit ca04858b39
2 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/integration/builder.py
View File

@ -331,7 +331,7 @@ class Builder:
) )
# Initialize SoC with with BIOS data. # Initialize SoC with with BIOS data.
self.soc.initialize_rom(bios_data) self.soc.init_rom(name="rom", contents=bios_data)
def build(self, **kwargs): def build(self, **kwargs):
# Pass Output Directory to Platform. # Pass Output Directory to Platform.

3
litex/soc/integration/soc_core.py
View File

@ -271,9 +271,6 @@ class SoCCore(LiteXSoC):
def add_csr(self, csr_name, csr_id=None, use_loc_if_exists=False): def add_csr(self, csr_name, csr_id=None, use_loc_if_exists=False):
self.csr.add(csr_name, csr_id, use_loc_if_exists=use_loc_if_exists) self.csr.add(csr_name, csr_id, use_loc_if_exists=use_loc_if_exists)
def initialize_rom(self, data):
self.init_rom(name="rom", contents=data)
def add_memory_region(self, name, origin, length, type="cached"): def add_memory_region(self, name, origin, length, type="cached"):
self.bus.add_region(name, SoCRegion(origin=origin, size=length, self.bus.add_region(name, SoCRegion(origin=origin, size=length,
cached="cached" in type, cached="cached" in type,