Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

platforms: add -w option to bitgen_opt

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2014-08-22 18:26:25 +08:00
parent 7f4e51253e
commit cb5894b33c
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
mibuild/platforms/lx9_microboard.py
View file

@ -103,7 +103,7 @@ _io = [
class Platform(XilinxISEPlatform):
bitgen_opt = "-g LCK_cycle:6 -g Binary:Yes -g SPI_buswidth:4"
bitgen_opt = "-g LCK_cycle:6 -g Binary:Yes -w -g SPI_buswidth:4"
ise_commands = """
promgen -w -spi -c FF -p mcs -o {build_name}.mcs -u 0 {build_name}.bit
"""

2
mibuild/platforms/usrp_b100.py
View file

@ -114,7 +114,7 @@ _io = [
class Platform(XilinxISEPlatform):
bitgen_opt = "-g LCK_cycle:6 -g Binary:Yes -g UnusedPin:PullUp"
bitgen_opt = "-g LCK_cycle:6 -g Binary:Yes -w -g UnusedPin:PullUp"
def __init__(self):
XilinxISEPlatform.__init__(self, "xc3s1400a-ft256-4", _io,
lambda p: CRG_DS(p, "clk64", "reset_n", rst_invert=True))