Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

s6ddrphy: fix read latency

This commit is contained in:
Sebastien Bourdeauducq 2013-06-11 16:02:34 +02:00
parent 4d0c80ca1a
commit ce2f08844a
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
top.py
View File

@ -44,7 +44,7 @@ sdram_timing = lasmicon.TimingSettings(
tRFC=ns(70),
CL=3,
read_latency=4,
read_latency=5,
write_latency=0,
read_time=32,

2
verilog/s6ddrphy/s6ddrphy.v
View File

@ -7,7 +7,7 @@
*
* Assert dfi_rddata_en in the same cycle as the read
* command. The data will come back on dfi_rddata
* 4 cycles later, along with the assertion of
* 5 cycles later, along with the assertion of
* dfi_rddata_valid.
*
* This PHY only supports CAS Latency 3.