Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

fix soc/integration/soc_core.py

Browse source
This commit is contained in:
Florent Kermarrec 2015-11-14 02:44:12 +01:00
parent 032f5a9620
commit cf4c7da2e7
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/integration/soc_core.py
View file

@ -197,7 +197,7 @@ class SoCCore(Module):
# Interrupts
for k, v in sorted(self.interrupt_map.items(), key=itemgetter(1)):
if hasattr(self, k):
self.comb += self.cpu.interrupt[v].eq(getattr(self, k).ev.irq)
self.comb += self.cpu_or_bridge.interrupt[v].eq(getattr(self, k).ev.irq)
def build(self, *args, **kwargs):
self.platform.build(self, *args, **kwargs)