Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CHANGES: Update.

This commit is contained in:
Florent Kermarrec 2022-02-17 10:36:05 +01:00
parent c494ea231b
commit d0dc5c8d95
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
CHANGES
View File

@ -26,6 +26,10 @@
- cores/jtag: Add initial JTAG-UART/JTAGBone Altera/Intel support. - cores/jtag: Add initial JTAG-UART/JTAGBone Altera/Intel support.
- LiteScope: Add Samplerate support. - LiteScope: Add Samplerate support.
- cores/bitbang: Add optional I2C initialization by CPU. - cores/bitbang: Add optional I2C initialization by CPU.
- libliteeth/tftp: Add blocksize support an increase to 1024 bytes (allow 64MB filesize).
- soc/add_sdram: Make AXI integration more flexible (remove some specific Rocket hardcoding).
- cpu/neorv32: Add initial support (RV32I, VHDL converted to Verilog through GHDL-Yosys-synth).
- cpu/naxriscv: Add initial support (RV32IMA, already able to run Linux).
[> API changes/Deprecation [> API changes/Deprecation
-------------------------- --------------------------