Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #1139 from tilk/jtagbone_typo

Browse source 
Fix typo jtabone -> jtagbone
This commit is contained in:
enjoy-digital 2021-12-21 19:22:01 +01:00 committed by GitHub
commit d36e1b60bd
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/integration/soc.py
View file

@ -1242,7 +1242,7 @@ class LiteXSoC(SoC):
def add_jtagbone(self, chain=1):
from litex.soc.cores import uart
from litex.soc.cores.jtag import JTAGPHY
self.check_if_exists("jtabone")
self.check_if_exists("jtagbone")
self.submodules.jtagbone_phy = JTAGPHY(device=self.platform.device, chain=chain)
self.submodules.jtagbone = uart.UARTBone(phy=self.jtagbone_phy, clk_freq=self.sys_clk_freq)
self.bus.add_master(name="jtagbone", master=self.jtagbone.wishbone)