bus/csr: allow specifying existing interface
This commit is contained in:
parent
86090e1cbd
commit
d4baac6c0f
|
@ -17,9 +17,9 @@ class Interconnect(SimpleInterconnect):
|
|||
pass
|
||||
|
||||
class Initiator(PureSimulable):
|
||||
def __init__(self, generator):
|
||||
def __init__(self, generator, bus=Interface()):
|
||||
self.generator = generator
|
||||
self.bus = Interface()
|
||||
self.bus = bus
|
||||
self.transaction = None
|
||||
self.done = False
|
||||
|
||||
|
|
Loading…
Reference in New Issue