Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add riscv64-none-elf triple

This commit is contained in:
David Sawatzke 2020-04-09 05:36:10 +02:00
parent 14bf8b8190
commit d69b4443b3
5 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/soc/cores/cpu/blackparrot/core.py
View File

@ -48,7 +48,8 @@ class BlackParrotRV64(CPU):
name = "blackparrot"
data_width = 64
endianness = "little"
gcc_triple = ("riscv64-unknown-elf", "riscv64-linux", "riscv-sifive-elf")
gcc_triple = ("riscv64-unknown-elf", "riscv64-linux", "riscv-sifive-elf",
"riscv64-none-elf")
linker_output_format = "elf64-littleriscv"
io_regions = {0x30000000: 0x20000000} # origin, length

2
litex/soc/cores/cpu/minerva/core.py
View File

@ -18,7 +18,7 @@ class Minerva(CPU):
data_width = 32
endianness = "little"
gcc_triple = ("riscv64-unknown-elf", "riscv32-unknown-elf", "riscv-none-embed",
"riscv64-linux", "riscv-sifive-elf")
"riscv64-linux", "riscv-sifive-elf", "riscv64-none-elf")
linker_output_format = "elf32-littleriscv"
io_regions = {0x80000000: 0x80000000} # origin, length

2
litex/soc/cores/cpu/picorv32/core.py
View File

@ -35,7 +35,7 @@ class PicoRV32(CPU):
data_width = 32
endianness = "little"
gcc_triple = ("riscv64-unknown-elf", "riscv32-unknown-elf", "riscv-none-embed",
"riscv64-linux", "riscv-sifive-elf")
"riscv64-linux", "riscv-sifive-elf", "riscv64-none-elf")
linker_output_format = "elf32-littleriscv"
io_regions = {0x80000000: 0x80000000} # origin, length

3
litex/soc/cores/cpu/rocket/core.py
View File

@ -67,7 +67,8 @@ class RocketRV64(CPU):
name = "rocket"
data_width = 64
endianness = "little"
gcc_triple = ("riscv64-unknown-elf", "riscv64-linux", "riscv-sifive-elf")
gcc_triple = ("riscv64-unknown-elf", "riscv64-linux", "riscv-sifive-elf",
"riscv64-none-elf")
linker_output_format = "elf64-littleriscv"
io_regions = {0x10000000: 0x70000000} # origin, length

2
litex/soc/cores/cpu/vexriscv/core.py
View File

@ -78,7 +78,7 @@ class VexRiscv(CPU, AutoCSR):
data_width = 32
endianness = "little"
gcc_triple = ("riscv64-unknown-elf", "riscv32-unknown-elf", "riscv-none-embed",
"riscv64-linux", "riscv-sifive-elf")
"riscv64-linux", "riscv-sifive-elf", "riscv64-none-elf")
linker_output_format = "elf32-littleriscv"
io_regions = {0x80000000: 0x80000000} # origin, length