Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #924 from developandplay/patch-2

Browse source 
Use add_etherbone in simulation
This commit is contained in:
enjoy-digital 2021-05-27 18:49:45 +02:00 committed by GitHub
commit d7f4293743
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
litex/tools/litex_sim.py
View file

@ -262,15 +262,11 @@ class SimSoC(SoCCore):
elif with_etherbone:
# Ethernet PHY
self.submodules.ethphy = LiteEthPHYModel(self.platform.request("eth", 0)) # FIXME
# Ethernet Core
ethcore = LiteEthUDPIPCore(self.ethphy,
mac_address = etherbone_mac_address,
self.add_etherbone(
phy = self.ethphy,
ip_address = etherbone_ip_address,
clk_freq = sys_clk_freq)
self.submodules.ethcore = ethcore
# Etherbone
self.submodules.etherbone = LiteEthEtherbone(self.ethcore.udp, 1234, mode="master")
self.add_wb_master(self.etherbone.wishbone.bus)
mac_address = etherbone_mac_address
)
# Analyzer ---------------------------------------------------------------------------------
if with_analyzer: