Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

global: more pep8 

we will have to continue the work... volunteers are welcome :)
This commit is contained in:
Florent Kermarrec 2015-04-13 21:33:44 +02:00
parent 89bb90fe2a
commit d83e170872
3 changed files with 17 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
mibuild/altera/programmer.py
View File

@ -7,5 +7,5 @@ class USBBlaster(GenericProgrammer):
needs_bitreverse = False needs_bitreverse = False
def load_bitstream(self, bitstream_file, port=0): def load_bitstream(self, bitstream_file, port=0):
usb_port = "[USB-"+str(port)+"]" usb_port = "[USB-"+str(port) + "]"
subprocess.call(["quartus_pgm", "-m", "jtag", "-c", "USB-Blaster"+usb_port, "-o", "p;"+bitstream_file]) subprocess.call(["quartus_pgm", "-m", "jtag", "-c", "USB-Blaster" + usb_port, "-o", "p;" + bitstream_file])

8
migen/bus/csr.py
View File

@ -5,10 +5,10 @@ from migen.genlib.record import *
from migen.genlib.misc import chooser from migen.genlib.misc import chooser
_layout = [ _layout = [
("adr", "address_width", DIR_M_TO_S), ("adr", "address_width", DIR_M_TO_S),
("we", 1, DIR_M_TO_S), ("we", 1, DIR_M_TO_S),
("dat_w", "data_width", DIR_M_TO_S), ("dat_w", "data_width", DIR_M_TO_S),
("dat_r", "data_width", DIR_S_TO_M) ("dat_r", "data_width", DIR_S_TO_M)
] ]

22
migen/bus/wishbone.py
View File

@ -6,17 +6,17 @@ from migen.genlib.fsm import FSM, NextState
from migen.bus.transactions import * from migen.bus.transactions import *
_layout = [ _layout = [
("adr", 30, DIR_M_TO_S), ("adr", 30, DIR_M_TO_S),
("dat_w", "data_width", DIR_M_TO_S), ("dat_w", "data_width", DIR_M_TO_S),
("dat_r", "data_width", DIR_S_TO_M), ("dat_r", "data_width", DIR_S_TO_M),
("sel", "sel_width", DIR_M_TO_S), ("sel", "sel_width", DIR_M_TO_S),
("cyc", 1, DIR_M_TO_S), ("cyc", 1, DIR_M_TO_S),
("stb", 1, DIR_M_TO_S), ("stb", 1, DIR_M_TO_S),
("ack", 1, DIR_S_TO_M), ("ack", 1, DIR_S_TO_M),
("we", 1, DIR_M_TO_S), ("we", 1, DIR_M_TO_S),
("cti", 3, DIR_M_TO_S), ("cti", 3, DIR_M_TO_S),
("bte", 2, DIR_M_TO_S), ("bte", 2, DIR_M_TO_S),
("err", 1, DIR_S_TO_M) ("err", 1, DIR_S_TO_M)
] ]