tb/framebuffer: compute parameters
This commit is contained in:
parent
2b85624924
commit
de28760913
|
@ -18,17 +18,21 @@ def main():
|
||||||
sim.run(1)
|
sim.run(1)
|
||||||
def csr_w(addr, d):
|
def csr_w(addr, d):
|
||||||
sim.wr(dut.bank.description[addr].field.storage, d)
|
sim.wr(dut.bank.description[addr].field.storage, d)
|
||||||
csr_w(1, 2) # hres
|
|
||||||
csr_w(2, 3) # hsync_start
|
hres = 4
|
||||||
csr_w(3, 4) # hsync_stop
|
vres = 4
|
||||||
csr_w(4, 5) # hscan
|
|
||||||
csr_w(5, 2) # vres
|
csr_w(1, hres) # hres
|
||||||
csr_w(6, 3) # vsync_start
|
csr_w(2, hres+3) # hsync_start
|
||||||
csr_w(7, 4) # vsync_stop
|
csr_w(3, hres+5) # hsync_stop
|
||||||
csr_w(8, 5) # vscan
|
csr_w(4, hres+10) # hscan
|
||||||
csr_w(10, 2*2*4) # length
|
csr_w(5, vres) # vres
|
||||||
|
csr_w(6, vres+3) # vsync_start
|
||||||
|
csr_w(7, vres+5) # vsync_stop
|
||||||
|
csr_w(8, vres+10) # vscan
|
||||||
|
csr_w(10, hres*vres*4) # length
|
||||||
csr_w(0, 1) # enable
|
csr_w(0, 1) # enable
|
||||||
|
|
||||||
sim.run(200)
|
sim.run(1000)
|
||||||
|
|
||||||
main()
|
main()
|
||||||
|
|
Loading…
Reference in New Issue