boards/targets: SDRAM modules are now litedram.modules

This commit is contained in:
Florent Kermarrec 2016-04-29 19:05:23 +02:00
parent 3d71ba6e66
commit e79b2e3fef
4 changed files with 4 additions and 4 deletions

View File

@ -8,7 +8,7 @@ from litex.boards.platforms import de0nano
from litex.soc.integration.soc_sdram import * from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import * from litex.soc.integration.builder import *
from litedram.settings import IS42S16160 from litedram.modules import IS42S16160
from litedram.phy import GENSDRPHY from litedram.phy import GENSDRPHY

View File

@ -11,7 +11,7 @@ from litex.soc.integration.soc_core import mem_decoder
from litex.soc.integration.soc_sdram import * from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import * from litex.soc.integration.builder import *
from litedram.settings import MT8JTF12864 from litedram.modules import MT8JTF12864
from litedram.phy import k7ddrphy from litedram.phy import k7ddrphy
from liteeth.phy import LiteEthPHY from liteeth.phy import LiteEthPHY

View File

@ -10,7 +10,7 @@ from litex.boards.platforms import minispartan6
from litex.soc.integration.soc_sdram import * from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import * from litex.soc.integration.builder import *
from litedram.settings import AS4C16M16 from litedram.modules import AS4C16M16
from litedram.phy import GENSDRPHY from litedram.phy import GENSDRPHY

View File

@ -12,7 +12,7 @@ from litex.soc.integration.builder import *
from litex.soc.cores import uart from litex.soc.cores import uart
from litex.soc.integration.soc_core import mem_decoder from litex.soc.integration.soc_core import mem_decoder
from litedram.settings import PhySettings, IS42S16160 from litedram.modules import PhySettings, IS42S16160
from litedram.model import SDRAMPHYModel from litedram.model import SDRAMPHYModel
from liteeth.phy.model import LiteEthPHYModel from liteeth.phy.model import LiteEthPHYModel