test: we can now test regs with Etherbone
This commit is contained in:
parent
1a3183c15d
commit
eeaf03669a
|
@ -1,9 +1,14 @@
|
|||
from litescope.host.driver import LiteScopeUART2WBDriver
|
||||
use_uart = 0
|
||||
use_eth = 1
|
||||
|
||||
csr_csv_file = "./csr.csv"
|
||||
busword = 32
|
||||
debug_wb = False
|
||||
|
||||
com = 2
|
||||
baud = 921600
|
||||
wb = LiteScopeUART2WBDriver(com, baud, csr_csv_file, busword, debug_wb)
|
||||
if use_uart:
|
||||
from litescope.host.driver import LiteScopeUART2WBDriver
|
||||
wb = LiteScopeUART2WBDriver(2, 921600, csr_csv_file, busword, debug_wb)
|
||||
|
||||
if use_eth:
|
||||
from litescope.host.driver import LiteScopeEtherboneDriver
|
||||
wb = LiteScopeEtherboneDriver("192.168.1.40", 20000, csr_csv_file, debug_wb)
|
||||
|
|
|
@ -7,5 +7,8 @@ regs.phy_crg_reset.write(1)
|
|||
print("sysid : 0x%04x" %regs.identifier_sysid.read())
|
||||
print("revision : 0x%04x" %regs.identifier_revision.read())
|
||||
print("frequency : %d MHz" %(regs.identifier_frequency.read()/1000000))
|
||||
SRAM_BASE = 0x02000000
|
||||
wb.write(SRAM_BASE, [i for i in range(64)])
|
||||
print(wb.read(SRAM_BASE, 64))
|
||||
###
|
||||
wb.close()
|
||||
|
|
Loading…
Reference in New Issue