Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

interconnect/axi: add connect_to_pads to full AXI

Browse source
This commit is contained in:
Piotr Binkowski 2020-12-16 17:30:04 +01:00
parent 18e90234b0
commit f26769eb4d
1 changed files with 10 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
litex/soc/interconnect/axi.py
View file

@ -140,7 +140,16 @@ class AXIInterface:
self.r = stream.Endpoint(r_description(data_width, id_width)) self.r = stream.Endpoint(r_description(data_width, id_width))
def connect_to_pads(self, pads, mode="master"): def connect_to_pads(self, pads, mode="master"):
return connect_to_pads(self, pads, mode) r = connect_to_pads(self, pads, mode)
if mode == "master":
r.append(pads.wlast.eq(self.w.last))
r.append(self.r.last.eq(pads.rlast))
else:
r.append(pads.rlast.eq(self.r.last))
r.append(self.w.last.eq(pads.wlast))
return r
def get_ios(self, bus_name="wb"): def get_ios(self, bus_name="wb"):
subsignals = [] subsignals = []