Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

litesata: remove unneeded clock constraint

This commit is contained in:
Florent Kermarrec 2015-03-03 10:24:05 +01:00
parent 0bcd6daf63
commit f27e7a4b22
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
misoclib/mem/litesata/example_designs/platforms/kc705.py
View File

@ -33,10 +33,6 @@ class Platform(SpecializedPlatform):
self.add_period_constraint(self.lookup_request("clk200").p, 5.0) self.add_period_constraint(self.lookup_request("clk200").p, 5.0)
except ConstraintError: except ConstraintError:
pass pass
try:
self.add_period_constraint(self.lookup_request("sata_host").refclk_p, 6.66)
except ConstraintError:
pass
self.add_platform_command(""" self.add_platform_command("""
create_clock -name sys_clk -period 6 [get_nets sys_clk] create_clock -name sys_clk -period 6 [get_nets sys_clk]
create_clock -name sata_rx_clk -period 3.33 [get_nets sata_rx_clk] create_clock -name sata_rx_clk -period 3.33 [get_nets sata_rx_clk]