Matthias Breithaupt 025149c6c5 liblitespi: Fix #1967 ... Make liblitespi independent from field_access_functions, since they were removed in 46911d5078 Signed-off-by: Matthias Breithaupt <m.breithaupt@vogl-electronic.com>		2024-05-28 11:27:02 +02:00
..
build	Merge pull request #1964 from acceleratedtech/jwise/output-load-trion	2024-05-27 08:40:49 +02:00
compat	compat/soc_core: Fix register_mem/rom missing imports.	2022-11-09 19:11:15 +01:00
gen	sim/gtkwave: Update/fix SignalNamespace import (And make it public in fhdl/namer).	2023-11-09 10:29:43 +01:00
soc	liblitespi: Fix #1967	2024-05-28 11:27:02 +02:00
tools	Merge pull request #1961 from maass-hamburg/dts_zephyr_include_ctrl	2024-05-23 15:52:24 +02:00
__init__.py	get_data_mod(): fix recursive exception reporting	2024-04-22 12:09:45 +10:00