litex/litex/build
2023-08-31 15:18:15 +02:00
..
altera build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
anlogic build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
efinix build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
gowin build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
lattice build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
microsemi build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
osfpga build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
quicklogic build/generic_platform build/xxx/platform soc/integration/builder: 2023-03-04 11:36:29 +01:00
sim Merge pull request #1638 from gatecat/jtagremote_fix 2023-03-08 18:47:52 +01:00
xilinx build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
__init__.py
dfu.py
generic_platform.py build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
generic_programmer.py build: Cosmetic cleanups. 2022-08-05 08:22:36 +02:00
generic_toolchain.py build/xx/toolchains: allows override clock naming 2023-08-31 15:18:15 +02:00
io.py build/io: Allow passing clk as str on DDRInput/Output, wrap DDROutput IOs and minor ident fixes. 2023-08-30 10:52:13 +02:00
nextpnr_wrapper.py build/nextpnr_wrapper,yosys_nextpnr_toolchain,yosys_wrapper: fix LF for windows (#1536) 2022-12-14 22:04:40 +01:00
openfpgaloader.py build/openfpgaloader: support --fpga-part 2023-06-06 10:02:25 +02:00
openocd.py build: Cosmetic cleanups. 2022-08-05 08:22:36 +02:00
parser.py build/parser: adding a fallback to search for a platform explicitly into litex-boards package when platform name isn't found 2023-01-11 18:33:48 +01:00
tools.py
vhd2v_converter.py vhd2v: Use GHDL directly 2022-10-29 22:27:23 +10:30
yosys_nextpnr_toolchain.py yosys: add command line arg to be quiet 2023-06-06 08:51:22 +02:00
yosys_wrapper.py yosys: add command line arg to be quiet 2023-06-06 08:51:22 +02:00