Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/migen/sim
History
Sebastien Bourdeauducq 2c1553fea2 sim: insert resets, support ClockSignal and ResetSignal 2015-09-21 22:13:36 +08:00
..
__init__.py sim: VCD output support 2015-09-21 21:20:31 +08:00
core.py sim: insert resets, support ClockSignal and ResetSignal 2015-09-21 22:13:36 +08:00
vcd.py sim: VCD output support 2015-09-21 21:20:31 +08:00