This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Build your hardware, easily!
fpga
hardware
system-on-chip
48
Commits
40
Branches
14
Tags
51
MiB
C
52.8%
Python
43.5%
Assembly
1.4%
SystemVerilog
1.3%
Makefile
0.3%
Other
0.6%
22d03b4943
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Clone in VS Code
Cite this repository
APA
BibTeX
Cancel
Sebastien Bourdeauducq
22d03b4943
timeline: only trigger in rest state
2011-12-13 15:25:46 +01:00
examples
examples: Wishbone interconnect test bench
2011-12-13 14:10:56 +01:00
migen
timeline: only trigger in rest state
2011-12-13 15:25:46 +01:00
.gitignore
Initial import, FHDL basic structure, divider example
2011-12-04 16:44:38 +01:00