Default Branch

d324c0e150 · test/test_cpu: Disable Microwatt that seems to be broken. · Updated 2024-04-20 02:51:10 -04:00

Branches

ebabe82c70 · software/bios/main: Rewrite HyperRAM init/config. · Updated 2024-04-15 10:03:55 -04:00

30
0
Included

6c6c238309 · cpu/gowin_emcu: Switch to LiteX's UART (Using integrated UART is not really useful for now and make things less flexible, ie no UARTBone/Crossover possibilities). · Updated 2024-01-04 05:29:12 -05:00

197
1

6598fe9c12 · cores/cpu: Add KianV CPU (RV32IMA) initial support. · Updated 2023-11-08 05:37:22 -05:00

292
0
Included

657252c573 · gen/fhdl/namer: Update copyrights. · Updated 2023-11-06 11:55:54 -05:00

295
0
Included

b0c0669ed3 · cores/video/VideoFramebuffer: Skip first frame on enable to ensure proper VTG/DMA synchronization. · Updated 2023-11-05 02:18:43 -05:00

328
0
Included

6f431fa2b1 · gen/fhdl: Cleanup/Simplify hierarchy generation. · Updated 2023-11-03 09:57:48 -04:00

317
0
Included

6e928efe82 · cores/cpu: Switch Wishbone interfaces to byte addressing where possible and remove address shifting. · Updated 2023-10-26 11:50:39 -04:00

361
0
Included

7617116c3e · build/generic_platform: Fix jtag_support typo. · Updated 2023-10-23 11:24:06 -04:00

381
1

e0be028753 · litex_setup: Don't do repo init in dev_mode (SSH clone) if running on CI. · Updated 2023-09-18 03:20:48 -04:00

445
0
Included

198acc630e · gen/fhdl/verilog: uses blocking affectation for comb always · Updated 2023-09-06 12:19:42 -04:00

460
1

9b64f85e70 · wip DMA/NaxRiscv. · Updated 2023-09-01 05:26:41 -04:00

477
1

6b018c4915 · soc/cores/clock/efinix: don't hardcore create_clock (fix warning because clock is created after set_false_path), explicit clock name (fix warning when signal is absorbed) · Updated 2023-08-31 10:07:12 -04:00

483
1

6d8c04b401 · cpu/naxriscv: Update recommended version. · Updated 2023-08-22 09:50:08 -04:00

506
0
Included

27fde8b549 · stream: Switch back to LiteX FIFO, but add an additional output buffer, seems to be working... · Updated 2023-07-27 05:42:49 -04:00

532
6

5e5b929ee6 · soc/cores/pwm: Add MultiChannelPWM core reusing PWM module. · Updated 2023-03-22 09:52:38 -04:00

694
0
Included

05cc6c3c04 · build/sim: Change VIDEO define to VIDEO_MOD. · Updated 2023-02-13 02:10:52 -05:00

780
1

92ef330c12 · cpu/Vexriscv-smp fix silent generation failure · Updated 2023-01-16 12:02:32 -05:00

923
0
Included

77c0528693 · test/test_cpu: Add cva6 to tested_cpus. · Updated 2022-12-09 07:40:06 -05:00

902
1

74ae18ddaa · cpu/neorv32/core: Avoid configure_litex_core_complex by passing params to new VHD2VConverter. · Updated 2022-10-12 08:47:28 -04:00

1117
0
Included

2faef0eedc · cpu/neorv32/core: Add variants support. · Updated 2022-07-18 09:51:35 -04:00

1362
0
Included