This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
236ea0f572
litex
/
misoclib
/
com
History
Florent Kermarrec
236ea0f572
liteeth: use bios ip_address in example designs
2015-03-18 18:18:43 +01:00
..
liteeth
liteeth: use bios ip_address in example designs
2015-03-18 18:18:43 +01:00
liteusb
sdram: create frontend dir and move dma_lasmi/memtest/wishbone2lasmi to it
2015-03-02 08:36:39 +01:00
spi
com/spi: use .format in tb
2015-03-03 10:44:05 +01:00
uart
uart/liteeth: only import the phy we are going to use (UARTPHYSim cannot be imported on Windows since based on pty).
2015-03-12 16:57:38 +01:00
__init__.py
misoclib: better organization (create cores categories: cpu, mem, com, ...)
2015-02-28 09:40:44 +01:00