litex/misoclib/sdramphy
Sebastien Bourdeauducq a7b4550e59 sdramphy/initsequence: cleanup and expose DDR3 MR1 value 2014-09-03 14:21:30 +08:00
..
gensdrphy.py sdramphy/gensdrphy: fix rddata_en generation 2014-08-08 21:41:07 +08:00
initsequence.py sdramphy/initsequence: cleanup and expose DDR3 MR1 value 2014-09-03 14:21:30 +08:00
k7ddrphy.py k7ddrphy: add bitslip control for incoming DQ 2014-09-01 19:54:39 +08:00
s6ddrphy.py s6ddrphy: fix DFI interface data width computation 2014-08-08 19:14:15 +08:00