Build your hardware, easily!
Go to file
Florent Kermarrec 35495d8896 - Update README 2013-01-21 22:20:44 +01:00
doc - Update README 2013-01-21 22:20:44 +01:00
examples adapt migScope to Migen changes 2013-01-03 01:46:39 +01:00
migScope adapt migScope to Migen changes 2013-01-03 01:46:39 +01:00
sim adapt migScope to Migen changes 2013-01-03 01:46:39 +01:00
spi2Csr adapt migScope to Migen changes 2013-01-03 01:46:39 +01:00
.gitignore add Setup.py / .gitignore 2012-09-18 00:22:52 +02:00
README - Update README 2013-01-21 22:20:44 +01:00
setup.py add Setup.py / .gitignore 2012-09-18 00:22:52 +02:00

README

################################################################################
#            _____       _            ____  _     _ _       _ 
#           |   __|___  |_|___ _ _   |    \|_|___|_| |_ ___| |
#           |   __|   | | | . | | |  |  |  | | . | |  _| .'| |
#           |_____|_|_|_| |___|_  |  |____/|_|_  |_|_| |__,|_|
#                     |___|   |___|          |___|
#
#      Copyright 2012 / Florent Kermarrec / florent@enjoy-digital.fr
#
#                             migScope
#                  ----------------------------------
################################################################################



[> migScope
------------

migScope is a small logic analyzer to be embedded in an FPGA.

While free vendor toolchains are generally used by beginners or for prototyping 
(situations   where   having a logic  analyser  in  the design is generally very 
helpful) free  toolchains are  always  provided  without  the proprietary logic 
analyzer solution... :(

Based on   Migen,   migScope   aims  to  provide a free, portable and flexible 
alternative to vendor's solutions!

[> Specification:

migScope provides Migen cores to be embedded in the design and Python drivers to 
control the logic  analyzer  from the Host. migScope automatically interconnects 
all cores  tothe CSR bus. When using Python on the Host, no needs to worry about
cores register mapping, importing migScope project gives you direct access to 
all the cores!

migScope 	produces.vcd output files to be  analyzed  in your favorite waveform 
viewer.

[> Status:
Complete flow tested on board with a classic Term. RangeDetector, EdgeDetector 
still not tested.

[> Examples:
test_MigIo : Led & Switch Test controlled by Python Host.
test_MigLa : Logic Analyzer controlled by Python Host.

[> Contact
E-mail: florent@enjoy-digital.fr