This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
3ce5ff3722
litex
/
migen
History
Florent Kermarrec
3ce5ff3722
migen/actorlib: add packet.py to manage dataflow packets (Arbiter, Dispatcher, Header definitions, Buffer)
2015-04-27 15:14:38 +02:00
..
actorlib
migen/actorlib: add packet.py to manage dataflow packets (Arbiter, Dispatcher, Header definitions, Buffer)
2015-04-27 15:14:38 +02:00
bank
global: pep8 (E261, E271)
2015-04-13 21:21:30 +02:00
bus
global: more pep8
2015-04-13 21:33:44 +02:00
fhdl
migen/fhdl/verilog: _printheader/_printcomb, remove default value of arguments which are not used in internal functions. (thanks sb)
2015-04-24 12:54:08 +02:00
flow
global: pep8 (E302)
2015-04-13 20:45:35 +02:00
genlib
migen/genlib/misc: add reverse_bytes
2015-04-27 15:08:10 +02:00
sim
global: pep8 (E302)
2015-04-13 20:45:35 +02:00
test
migen/test: for now desactivate test_generic_syntax (travis-ci's Verilator needs to be upgraded?)
2015-04-24 13:24:52 +02:00
util
global: pep8 (E302)
2015-04-13 20:45:35 +02:00
__init__.py
Initial import, FHDL basic structure, divider example
2011-12-04 16:44:38 +01:00