mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
47baad4fe1
This function is fixed in ISE since version 14.1 (see AR #44586). If the builtin function is used, the design can be simulated with Icarus Verilog. Signed-off-by: Michael Walle <michael@walle.cc> |
||
---|---|---|
.. | ||
generic | ||
lm32 | ||
m1crg | ||
minimac3 | ||
s6ddrphy |