Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/litex/build
History
Florent Kermarrec 90f03133ef build/sim/verilator: add toolchain_path parameter 2015-12-02 15:35:55 +01:00
..
altera build: pass build_name to get_verilog (same name for top module and top level file) 2015-12-02 14:18:09 +01:00
lattice build: pass build_name to get_verilog (same name for top module and top level file) 2015-12-02 14:18:09 +01:00
sim build/sim/verilator: add toolchain_path parameter 2015-12-02 15:35:55 +01:00
xilinx build: pass build_name to get_verilog (same name for top module and top level file) 2015-12-02 14:18:09 +01:00
__init__.py litex: reorganize things, first work working version 2015-11-07 17:48:55 +01:00
generic_platform.py gen/build: use name_override for all IOs defined in Platform file (avoid random naming of IOs) 2015-11-30 18:26:33 +01:00
generic_programmer.py litex: reorganize things, first work working version 2015-11-07 17:48:55 +01:00
openocd.py litex: reorganize things, first work working version 2015-11-07 17:48:55 +01:00
tools.py litex: reorganize things, first work working version 2015-11-07 17:48:55 +01:00