This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
5e451d68f7
litex
/
litex
/
gen
/
fhdl
History
Florent Kermarrec
b2448ba50e
soc/cores/jtag: Review/Cleanup JTAGTAPFSM and avoid specific CorrectedOngoingResetFSM.
2022-01-31 16:07:50 +01:00
..
__init__.py
litex/gen: reintegrate migen with modifications to be able to simulate with vpi until all missing features of the new simulator are implemented
2015-11-13 14:44:16 +01:00
memory.py
fhdl/memory/write: Avoid slicing data when memory.width == port.we_granularity.
2021-10-30 22:42:55 +02:00
verilog.py
fhdl/verilog: Fix sig.direction regression.
2021-10-31 23:40:11 +01:00