mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
6 lines
172 B
Python
6 lines
172 B
Python
from migen.fhdl import verilog
|
|
from migen.flow.ala import *
|
|
|
|
act = Divider(32)
|
|
frag = act.get_control_fragment() + act.get_process_fragment()
|
|
print(verilog.Convert(frag))
|