This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
68297fce9e
litex
/
litex
History
Florent Kermarrec
68297fce9e
tools/litex_crossover_uart: add base_address argument (required when wishbone translation).
2020-06-30 14:11:27 +02:00
..
boards
targets: add fixed sdcard clock on boards with SDCard support.
2020-06-25 11:13:24 +02:00
build
build/sim/core/modules: fix compilation warnings
2020-06-16 01:06:11 +02:00
gen
gen/fhdl/verilog: explicitly define input/output/inout wires.
2020-05-05 16:58:33 +02:00
soc
software/bios/Makefile:
fix
#578
merge. (get back
#579
).
2020-06-29 17:01:36 +02:00
tools
tools/litex_crossover_uart: add base_address argument (required when wishbone translation).
2020-06-30 14:11:27 +02:00
__init__.py
litex/__init__.py: remove retro-compat > 6 months old.
2020-04-30 21:31:58 +02:00