Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
litex/migen/genlib
History
Sebastien Bourdeauducq 6a3c413717 New bidirectional-capable Record API
2013-04-01 21:53:33 +02:00
..
__init__.py corelogic -> genlib 2013-02-22 23:19:37 +01:00
buffers.py corelogic -> genlib 2013-02-22 23:19:37 +01:00
cdc.py genlib/cdc/MultiReg: output clock domain defaults to sys 2013-03-21 10:40:02 +01:00
complex.py corelogic -> genlib 2013-02-22 23:19:37 +01:00
divider.py corelogic -> genlib 2013-02-22 23:19:37 +01:00
fifo.py genlib/fifo: simple synchronous FIFO 2013-03-22 18:18:38 +01:00
fsm.py corelogic -> genlib 2013-02-22 23:19:37 +01:00
misc.py corelogic -> genlib 2013-02-22 23:19:37 +01:00
record.py New bidirectional-capable Record API 2013-04-01 21:53:33 +02:00
roundrobin.py corelogic -> genlib 2013-02-22 23:19:37 +01:00