Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
Build your hardware, easily!
140 Commits 40 Branches 14 Tags 51 MiB
C 52.8%
Python 43.5%
Assembly 1.4%
SystemVerilog 1.3%
Makefile 0.3%
Other 0.6%
Go to file
Florent Kermarrec 6b12782816 read/write seems OK with CommandGenerator 2014-12-23 00:08:22 +01:00
lib/sata link: fix rx path 2014-12-22 20:58:38 +01:00
platforms update clock constraints for SATA1 and use sys_clk of 200MHz 2014-12-17 19:24:23 +01:00
sim various fixes and simplifications, SATA1 & SATA2 OK 2014-10-28 02:15:19 +01:00
targets read/write seems OK with CommandGenerator 2014-12-23 00:08:22 +01:00
test read/write seems OK with CommandGenerator 2014-12-23 00:08:22 +01:00
Makefile use Vivado programmer instead of IMPACT 2014-12-17 12:07:11 +01:00
README init with repo with simple TestDesign 2014-09-22 13:36:43 +02:00

README 

             _____       _            ____  _     _ _       _ 
            |   __|___  |_|___ _ _   |    \|_|___|_| |_ ___| |
            |   __|   | | | . | | |  |  |  | | . | |  _| .'| |
            |_____|_|_|_| |___|_  |  |____/|_|_  |_|_| |__,|_|
                      |___|   |___|          |___|
 
 	Copyright 2014 / Florent Kermarrec / florent@enjoy-digital.fr
 
                        Kintex-7 SATA PHY for M-Labs
--------------------------------------------------------------------------------

[> Getting started
------------------
1. Obtain MiSoC and follow its "Quick start guide". Set the MSCDIR environment
  variable to the MiSoC directory.

2. Build design:
  make all
  
3. Load design:
  make load

4. Run test:
  make test

[> Cores :
  - UART2Wishbone bridge
  - SATA PHY

[> Contact
E-mail: florent@enjoy-digital.fr