This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
6e4b7c6cfd
litex
/
misoclib
/
mem
/
litesata
/
example_designs
History
Florent Kermarrec
9107710f03
litexxx cores: use default baudrate of 115200 for all tests
2015-03-20 12:22:53 +01:00
..
build
litesata: fix permissions and imports
2015-03-04 00:46:24 +00:00
platforms
litesata: avoid hack on kc705 platform with new mibuild toolchain management
2015-03-14 01:08:36 +01:00
targets
liteXXX cores: use new uart and import FlipFlop/Counter/Timeout from Migen
2015-03-01 16:48:41 +01:00
test
litexxx cores: use default baudrate of 115200 for all tests
2015-03-20 12:22:53 +01:00
make.py
litesata: fix permissions and imports
2015-03-04 00:46:24 +00:00