Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
Build your hardware, easily!
47 commits 42 branches 14 tags 31 MiB
C 52.6%
Python 43.7%
Assembly 1.4%
SystemVerilog 1.3%
Makefile 0.3%
Other 0.6%
Find a file
Sebastien Bourdeauducq 6f7a35e0a3 examples: Wishbone interconnect test bench
2011-12-13 14:10:56 +01:00
examples examples: Wishbone interconnect test bench 2011-12-13 14:10:56 +01:00
migen verilog: use blocking assignment in combinatorial process 2011-12-13 14:09:12 +01:00
.gitignore Initial import, FHDL basic structure, divider example 2011-12-04 16:44:38 +01:00