Build your hardware, easily!

fpgahardwaresystem-on-chip

Sebastien Bourdeauducq 6fde54c5aa Use meaningful class names		2012-01-21 12:25:22 +01:00
build	Initial import	2011-12-13 17:33:12 +01:00
milkymist	Use meaningful class names	2012-01-21 12:25:22 +01:00
tb/norflash	Convert -> convert	2012-01-05 19:27:45 +01:00
verilog	uart: new design using FHDL and bank (TX only, incomplete)	2011-12-18 00:29:37 +01:00
.gitignore	Initial import	2011-12-13 17:33:12 +01:00
build.py	Convert -> convert	2012-01-05 19:27:45 +01:00
constraints.py	Multiply system clock	2011-12-17 15:00:18 +01:00
top.py	Use meaningful class names	2012-01-21 12:25:22 +01:00