Build your hardware, easily!
Go to file
Florent Kermarrec 7a24ee7027 Wip de0_nano example 2012-09-09 23:27:51 +02:00
examples/de0_nano Wip de0_nano example 2012-09-09 23:27:51 +02:00
migScope Clean up 2012-09-09 20:51:15 +02:00
sim Clean up 2012-09-09 20:51:15 +02:00
spi2Csr Wip de0_nano example 2012-09-09 22:32:09 +02:00
README new library spi2Csr (skeleton) 2012-08-13 01:02:38 +02:00
top.py split migScope to trigger & recorder 2012-08-26 21:30:23 +02:00

README

[> migScope
------------

This is a small Logic Analyser to be embedded in a Fpga design to debug internal
or external signals.

[> Status:
Early development phase

[> Contact
E-mail: florent@enjoy-digital.fr