This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
7c058a52c9
litex
/
misoclib
/
com
History
Florent Kermarrec
7c058a52c9
com/spi: use .format in tb
2015-03-03 10:44:05 +01:00
..
liteeth
LiteXXX cores: use format in prints
2015-03-03 10:29:28 +01:00
liteusb
sdram: create frontend dir and move dma_lasmi/memtest/wishbone2lasmi to it
2015-03-02 08:36:39 +01:00
spi
com/spi: use .format in tb
2015-03-03 10:44:05 +01:00
uart
soc: add initial verilator sim support: ./make.py -t simple -p sim build-bitstream :)
2015-03-01 18:25:47 +01:00
__init__.py
misoclib: better organization (create cores categories: cpu, mem, com, ...)
2015-02-28 09:40:44 +01:00