Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/misoclib/mem/litesata/example_designs/targets
History
Florent Kermarrec 649cdeb265 liteXXX cores: use new uart and import FlipFlop/Counter/Timeout from Migen 2015-03-01 16:48:41 +01:00
..
__init__.py liteXXX cores: remove Identifier duplication 2015-03-01 11:24:58 +01:00
bist.py liteXXX cores: use new uart and import FlipFlop/Counter/Timeout from Migen 2015-03-01 16:48:41 +01:00
core.py litesata: move file and modify import to misoclib.mem.litesata 2015-02-28 11:03:24 +01:00