Build your hardware, easily!
Go to file
Florent Kermarrec 8e86be1a6a add address parameter to migIo 2012-09-13 13:14:27 +02:00
examples add address parameter to migIo 2012-09-13 13:14:27 +02:00
migScope add address parameter to migIo 2012-09-13 13:14:27 +02:00
sim Clean up 2012-09-09 23:46:26 +02:00
spi2Csr add spi2Csr tools : Python Host & Arduino Uart<-->Spi bridge 2012-09-13 11:34:19 +02:00
README update README 2012-09-12 18:09:12 +02:00
top.py split migScope to trigger & recorder 2012-08-26 21:30:23 +02:00

README

[> migScope
------------

This is a small Logic Analyser to be embedded in a Fpga design to debug internal
or external signals.

[> Status:
Early development phase

Simulation:
-tb_spi2Csr      :   Test Spi <--> Csr Bridge : [Ok]
-tb_TriggerCsr   :   Test Trigger with Csr    : [Ok]
-tb_RecorderCsr  :   Test Recorder with Csr   : [Ok]
-tb_MigScope     :   Global Test with Csr     : [Ok]

Example Design:
-de0_nano        :   Generate Signals in FPGA and probe them with migScope : [Wip]
                     Toolchain [Ok]
-de1             :   Generate Signals in FPGA and probe them with migScope : [Wip]              
                     Toolchain [Ok]

[> Contact
E-mail: florent@enjoy-digital.fr