This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
9baa3ad5bb
litex
/
litex
/
soc
History
Florent Kermarrec
9baa3ad5bb
soc/csr_bus: fix aligned_paging computation (should be done with SoC's Bus data width not bus.alignment)
2020-02-18 09:13:32 +01:00
..
cores
Merge branch 'master' into new_soc
2020-02-11 17:22:06 +01:00
doc
doc: fix regression with new irq manager
2020-02-13 08:32:44 +08:00
integration
soc/csr_bus: fix aligned_paging computation (should be done with SoC's Bus data width not bus.alignment)
2020-02-18 09:13:32 +01:00
interconnect
soc/csr_bus: fix aligned_paging computation (should be done with SoC's Bus data width not bus.alignment)
2020-02-18 09:13:32 +01:00
software
bios/boot: update and fix flashboot, improve verbosity
2020-02-17 19:21:54 +01:00
__init__.py
litex: reorganize things, first work working version
2015-11-07 17:48:55 +01:00