mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
21 lines
1 KiB
Text
21 lines
1 KiB
Text
[submodule "litex/soc/cores/cpu/lm32/verilog/submodule"]
|
|
path = litex/soc/cores/cpu/lm32/verilog/submodule
|
|
url = https://github.com/m-labs/lm32.git
|
|
[submodule "litex/soc/cores/cpu/mor1kx/verilog"]
|
|
path = litex/soc/cores/cpu/mor1kx/verilog
|
|
url = https://github.com/openrisc/mor1kx.git
|
|
[submodule "litex/soc/software/compiler_rt"]
|
|
path = litex/soc/software/compiler_rt
|
|
url = http://llvm.org/git/compiler-rt.git
|
|
[submodule "litex/soc/cores/cpu/picorv32/verilog"]
|
|
path = litex/soc/cores/cpu/picorv32/verilog
|
|
url = https://github.com/cliffordwolf/picorv32
|
|
[submodule "litex/build/sim/core/modules/ethernet/tapcfg"]
|
|
path = litex/build/sim/core/modules/ethernet/tapcfg
|
|
url = https://github.com/enjoy-digital/tapcfg
|
|
[submodule "litex/soc/cores/cpu/vexriscv/verilog"]
|
|
path = litex/soc/cores/cpu/vexriscv/verilog
|
|
url = https://github.com/enjoy-digital/VexRiscv-verilog.git
|
|
[submodule "litex/soc/cores/cpu/minerva/verilog"]
|
|
path = litex/soc/cores/cpu/minerva/verilog
|
|
url = http://github.com/enjoy-digital/minerva-verilog
|