| .. |
|
__init__.py
|
…
|
|
|
apf27.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
apf51.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
de0nano.py
|
mibuild/altera: use new Toolchain/Platform architecture
|
2015-03-16 21:07:55 +01:00 |
|
kc705.py
|
kc705: fix typo in platform file (LPC definition)
|
2015-04-02 20:21:20 +08:00 |
|
lx9_microboard.py
|
platforms/lx9_microboard,usrp_b100: fix bitgen opts
|
2015-03-30 00:44:56 +08:00 |
|
m1.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
minispartan6.py
|
mibuild/platforms: fix minispartan6
|
2015-03-30 11:42:14 +02:00 |
|
mixxeo.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
ml605.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
papilio_pro.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
pipistrello.py
|
pipistrello: switch is a button
|
2015-03-19 18:56:49 +01:00 |
|
rhino.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
roach.py
|
mibuild: get rid of Platform factory function, cleanup
|
2015-03-13 23:25:15 +01:00 |
|
sim.py
|
mibuild/sim: use the same architecture we use for others backends
|
2015-03-27 14:14:49 +01:00 |
|
usrp_b100.py
|
platforms/lx9_microboard,usrp_b100: fix bitgen opts
|
2015-03-30 00:44:56 +08:00 |
|
versa.py
|
mibuild/platform/versa: fix clock_constraints
|
2015-03-17 15:25:10 +01:00 |
|
zedboard.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
ztex_115d.py
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
ce429841d5