litex

Build your hardware, easily!

Go to file

Florent Kermarrec a7d85af25b use ram for Sum		2012-08-24 00:16:00 +02:00
migScope	use ram for Sum	2012-08-24 00:16:00 +02:00
sim	Add simulation skeleton	2012-08-22 23:59:00 +02:00
spi2Csr	new library spi2Csr (skeleton)	2012-08-13 01:02:38 +02:00
README	new library spi2Csr (skeleton)	2012-08-13 01:02:38 +02:00
top.py	new library spi2Csr (skeleton)	2012-08-13 01:02:38 +02:00

README

[> migScope
------------

This is a small Logic Analyser to be embedded in a Fpga design to debug internal
or external signals.

[> Status:
Early development phase

[> Contact
E-mail: florent@enjoy-digital.fr