This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
b65f18c357
litex
/
litex
History
Florent Kermarrec
b65f18c357
cpu/cv32e40p: fix copyright year.
2020-05-23 18:53:03 +02:00
..
boards
platforms/targets: keep in sync with litex-boards.
2020-05-21 09:14:33 +02:00
build
build/sim: rename dut to sim (for consistency with other builds).
2020-05-21 09:06:29 +02:00
gen
gen/fhdl/verilog: explicitly define input/output/inout wires.
2020-05-05 16:58:33 +02:00
soc
cpu/cv32e40p: fix copyright year.
2020-05-23 18:53:03 +02:00
tools
Update litex_term help
2020-05-13 22:50:09 +02:00
__init__.py
litex/__init__.py: remove retro-compat > 6 months old.
2020-04-30 21:31:58 +02:00