This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
b9c533be51
litex
/
migen
History
Sebastien Bourdeauducq
b9c533be51
bank/csrgen: allow specifying existing CSR interface
2012-04-06 14:59:09 +02:00
..
actorlib
bank
bank/csrgen: allow specifying existing CSR interface
2012-04-06 14:59:09 +02:00
bus
bus/dfi: reset active low signals to 1
2012-04-01 17:43:24 +02:00
corelogic
corelogic/roundrobin: handle correctly special case with 1 request source
2012-03-31 18:01:40 +02:00
fhdl
fhdl: phase out pads
2012-04-02 19:21:43 +02:00
flow
Use double quotes for all strings
2012-02-14 13:12:43 +01:00
sim
sim/proxy: support lists
2012-04-01 17:19:53 +02:00
__init__.py