litex/misoclib/mem/litesata/example_designs/targets
Florent Kermarrec c21a7956c8 liteXXX cores: remove Identifier duplication 2015-03-01 11:24:58 +01:00
..
__init__.py liteXXX cores: remove Identifier duplication 2015-03-01 11:24:58 +01:00
bist.py remane GenSoC to SoC (more coherent and we will add support for multiple SoCs with their own Wisbbone/CSR buses in the future) 2015-02-28 11:36:15 +01:00
core.py litesata: move file and modify import to misoclib.mem.litesata 2015-02-28 11:03:24 +01:00