Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
litex/verilog/s6ddrphy
History
Sebastien Bourdeauducq cdd58e023b s6ddrphy: use single-ended DQS
2012-02-17 10:53:58 +01:00
..
patches s6ddrphy: use single-ended DQS 2012-02-17 10:53:58 +01:00
README s6ddrphy: prepare quilt 2012-02-14 15:52:39 +01:00

README 

The Verilog files of the Spartan-6 DDR PHY from Xilinx/Northwest Logic go here.