This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
d2cb41bc63
litex
/
misoclib
/
com
/
liteeth
/
example_designs
History
Florent Kermarrec
d2cb41bc63
LiteXXX cores: convert port parameter to int if is digit in test/make.py
2015-03-17 15:58:21 +01:00
..
targets
liteeth: use CRG from Migen in base example
2015-03-17 12:11:51 +01:00
test
LiteXXX cores: convert port parameter to int if is digit in test/make.py
2015-03-17 15:58:21 +01:00
__init__.py
misoclib: better organization (create cores categories: cpu, mem, com, ...)
2015-02-28 09:40:44 +01:00
make.py
liteeth: use default programmer in make.py
2015-03-17 12:12:21 +01:00